Now showing items 1-1 of 1

    • Design space exploration of network on chip:a system level approach 

      Mahanti*, P.; Jana**, Rabindra Ku (Fountain Publishers Kampala, 2007)
      In this paper, we have proposed a model for design space exploration of a mesh based Network on Chip architecture at system level. The main aim of the paper is, to find the topological mapping of intellectual properties ...